Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission

Digital Subsampling Phase Lock Techniques for Frequency Synthesis and Polar Transmission

  • 定價:7799

分期價:(除不盡餘數於第一期收取) 分期說明

3期0利率每期25996期0利率每期1299
  • 運送方式:
  • 臺灣與離島
  • 海外
  • 可配送點:台灣、蘭嶼、綠島、澎湖、金門、馬祖
  • 可取貨點:台灣、蘭嶼、綠島、澎湖、金門、馬祖
載入中...
  • 分享
 

內容簡介

This book explains concepts behind fractional subsampling-based frequency synthesis that is re-shaping today’s art in the field of low-noise LO generation. It covers advanced material, giving clear guidance for development of background-calibrated environments capable of spur-free synthesis and wideband phase modulation. It further expands the concepts into the field of subsampling polar transmission, where the newly developed architecture enables unprecedented spectral efficiency levels, unquestionably required by the upcoming generation of wireless standards.


 

作者簡介

Nereo Markulic was born in 1988 in Rijeka, Croatia. He received M.Sc. degree (2012) in electrical engineering from University of Zagreb, Croatia and a Ph.D. degree (2018) summa cum laude from Vrije Universiteit Brussel, Belgium. His Ph.D. work was in collaboration with imec, Belgium on digital subsampling PLLs and Polar Transmitters. He is currently a researcher in imec, Belgium. His research interest includes data converters, frequency synthesis and transceivers for next generation wireless communication.

Kuba Raczkowski received the M.Sc. degree in electrical engineering from Warsaw University of Technology, Warsaw, Poland, in 2006, and the Ph.D. degree from K.U.Leuven, Belgium, in 2011 for his work on 60 GHz phased-array circuits and systems. Since then he has been with imec, Leuven, Belgium, working on high-performance RF synthesizers. Currently, he is part of the team developing custom, specialty imagers.

Jan Craninckx obtained his Ms. and Ph.D. degree in microelectronics summa cum laude from the ESAT-MICAS laboratories of the Katholieke Universiteit Leuven in 1992 and 1997, respectively. His Ph.D. work was on the design of low-phase noise CMOS integrated VCOs and PLLs for frequency synthesis. From 1997 till 2002 he worked with Alcatel Microelectronics (later part of STMicroelectronics) as a senior RF engineer on the integration of RF transceivers for GSM, DECT, Bluetooth and WLAN. In 2002 he joined IMEC (Leuven, Belgium) as principal scientist responsible for RF, analog and mixed signal circuit design, where he is currently Distinguished Member of Technical Staff. His research focuses on the design of RF transceiver front-ends in nanoscale CMOS, covering all aspects of RF, analog and data converter design. Dr. Craninckx is an IEEE Fellow and has authored and co-authored more than 200 papers, book chapters, and patents. He is/was a regular member of the Technical Program Committee for several SSCS conferences, was the chair of the SSCS Benelux chapter (2006-2011), SSCS Distinguished Lecturer (2012-2013), and elected SSCS AdCom member (2017-2019). He was Associate Editor (2009-2016) and currently serves as Editor-in-Chief of the IEEE Journal of Solid-State Circuits.

Piet Wambacq received the M.Sc. degree in electrical engineering and Ph.D. degree from the Katholieke Universiteit Leuven, Leuven, Belgium, in 1986 and 1996, respectively. He joined imec, Leuven, Belgium in 1996 as a Principal Scientist and he is now a Distinguished Member of Technical Staff, working on IC design in various technologies for wireless applications. Since 2000 he is a Professor with the Vrije Universiteit Brussel (VUB), Brussels, Belgium. He has authored or co-authored three books and more than 250 papers in edited books, international journals and conferences. He has been an associate editor of the IEEE Transactions on Circuits and Systems - Part 1 from 2002 to 2004. He was the co-recipient of the Best Paper Award at the Design, Automation and Test Conference (DATE) in 2002 and 2005, the EOS/ESD Symposium in 2004 and the Jan Van Vessem Award" for "Outstanding European Paper" at ISSCC 2015. He was a member of the program committee of the DATE conference from 2000 to 2007. He is currently a member of the program committee of ESSCIRC and he chairs the RF subcommittee of ISSCC. He is a senior member of IEEE and Distinguished Lecturer of The Solid-State Circuits Society of IEEE.


 

詳細資料

  • ISBN:9783030109578
  • 規格:精裝 / 138頁 / 23.4 x 15.5 x 1 cm / 普通級
  • 出版地:美國

最近瀏覽商品

 

相關活動

  • 【科普、飲食、電腦】高寶電子書暢銷書展:人生就是選擇的總和,全展75折起
 

購物說明

外文館商品版本:商品之書封,為出版社提供之樣本。實際出貨商品,以出版社所提供之現有版本為主。關於外文書裝訂、版本上的差異,請參考【外文書的小知識】。

調貨時間:無庫存之商品,在您完成訂單程序之後,將以空運的方式為您下單調貨。原則上約14~20個工作天可以取書(若有將延遲另行告知)。為了縮短等待的時間,建議您將外文書與其它商品分開下單,以獲得最快的取貨速度,但若是海外專案進口的外文商品,調貨時間約1~2個月。 

若您具有法人身份為常態性且大量購書者,或有特殊作業需求,建議您可洽詢「企業採購」。 

退換貨說明 

會員所購買的商品均享有到貨十天的猶豫期(含例假日)。退回之商品必須於猶豫期內寄回。 

辦理退換貨時,商品必須是全新狀態與完整包裝(請注意保持商品本體、配件、贈品、保證書、原廠包裝及所有附隨文件或資料的完整性,切勿缺漏任何配件或損毀原廠外盒)。退回商品無法回復原狀者,恐將影響退貨權益或需負擔部分費用。 

訂購本商品前請務必詳閱商品退換貨原則 

  • PRHUS
  • 小物
  • 認知書展